# 32 kb I<sup>2</sup>C CMOS Serial EEPROM



### ON Semiconductor®

WLCSP6, 0.80x1.20

# www.onsemi.com

#### Overview

The LE2432DXA is two-wire serial interface EEPROM (Electrically Erasable and Programmable ROM). This device realizes high speed and a high level reliability by high performance CMOS EEPROM technology. This device is compatible with I<sup>2</sup>C memory protocol, therefore it is best suited for application that requires re-writable nonvolatile parameter memory.

### **Function**

Capacity: 32k bits (4k × 8 bits)
Single supply voltage: 1.7 V to 3.6 V

• Operating temperature : -40°C to +85°C

• Interface : Two wire serial interface (I<sup>2</sup>C Bus\*)

• Operating clock frequency: 400 kHz (Fast), 1000 kHz (Fast-Plus)

• Low Power consumption

: Standby :  $2 \mu A$  (max.)

: Active (Read, 400kHz) : 0.5 mA (max.) Active (Read, 1000kHz) : 2.0 mA (max.)

• Automatic page write mode: 32 Bytes

• Read mode : Sequential Read and random read

• Slave Address: Slave address in 7 bit format is 0×50 or 0×54 depending of polarity of pin B3 (TEST)

• Erase/Write cycles : 10<sup>6</sup> cycles (Page Write)

• Data Retention: 20 years

High reliability: Adopts proprietary symmetric memory array configuration (USP6947325)

Hardware write protect feature

Noise filters connected to SCL and SDA pins

Incorporates a feature to prohibit write operations under low voltage conditions.

• Package: LE2432DXA WLP6(1.20×0.80) 0.33 mm height

#### **Specifications**

### Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage			-0.5 to +4.6	>
DC input voltage			−0.5 to V <sub>CC</sub> +0.5	٧
Over-shoot voltage			−1.0 to V <sub>CC</sub> +1.0	V
Storage temperature	Tstg		−65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 17 of this data sheet.

<sup>\*</sup> This product is licensed from Silicon Storage Technology, Inc. (USA).

# **Recommended Operating Conditions**

Parameter	Command and	O and disking a		Linia		
	Symbol	Conditions	min	typ	max	Unit
Operating supply voltage			1.7		3.6	V
Operating temperature			-40		+85	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# **DC Electrical Characteristics**

Barrata	0	Constitution of		Spec.			
Parameter	Symbol	Conditions	min	typ	max	Unit	
Complete and the state of the s		$f = 400 \text{ kHz}, V_{CC} = V_{CC} \text{ Max}$			0.5		
Supply current at reading	I <sub>cc</sub> 1	f = 1000 kHz, V <sub>CC</sub> = V <sub>CC</sub> Max			2.0	mA	
Supply current at writing	I <sub>CC</sub> 2	f = 1000  kHz / 400  kHz, $tWC = 5 \text{ ms}, V_{CC} = V_{CC} \text{ Max}$			3.0	mA	
Standby current	I <sub>SB</sub>	$V_{IN} = V_{CC}$ or GND			2	μA	
Input leakage current	ILI	$V_{IN} = GND$ to $V_{CC}$ , $V_{CC} = V_{CC}$ Max	-2.0		+2.0	μA	
Output leakage current	I <sub>LO</sub>	$V_{IN}$ = GND to $V_{CC}$ , $V_{CC}$ = $V_{CC}$ Max	-2.0		+2.0	μA	
Input Low voltage	V <sub>IL</sub>				$V_{CC} \times 0.3$	V	
Input High voltage	V <sub>IH</sub>		V <sub>CC</sub> × 0.7			V	
	.,	I <sub>OL</sub> = 1.0 mA, V <sub>CC</sub> = 1.7 V			0.2	.,	
Output Low voltage	V <sub>OL2</sub>	$I_{OL}$ = 1.2 mA, $V_{CC}$ = 2.0 V		1		V	
	.,	$I_{OL} = 2.1 \text{ mA}, V_{CC} = 2.0 \text{ V}$		•	0.4	.,	
	V <sub>OL1</sub>	$I_{OL} = 3.0 \text{ mA}, V_{CC} = 2.5 \text{ V}$				V	

# **Capacitance** at $Ta = 25^{\circ}C$ , f = 1 MHz

Parameter	Symbol	Conditions	max	Unit
In/Output pin capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V (SDA)	10	pF
Input pin capacitance	Cı	$V_{IN} = 0 V$	10	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Fast-Plus (1000 kHz)

Description	Coursels at	Spec.			11-4
Parameter	Symbol	min	typ	max	Unit
Slave mode SCL clock frequency	f <sub>SCLS</sub>	0		1000	kHz
SCL clock low time	t <sub>LOW</sub>	500			ns
SCL clock high time	t <sub>HIGH</sub>	300			ns
SDA output delay time	t <sub>AA</sub>	50		450	ns
SDA data output hold time	t <sub>DH</sub>	50			ns
Start condition setup time	t <sub>SU.STA</sub>	250			ns
Start condition hold time	t <sub>HD.STA</sub>	250			ns
Data in setup time	t <sub>SU.DAT</sub>	50			ns
Data in hold time	t <sub>HD.DAT</sub>	0			ns
Stop condition setup time	t <sub>su.sto</sub>	250			ns
SCL SDA rise time	t <sub>R</sub>			120	ns
SCL SDA fall time	t <sub>F</sub>			120	ns
Bus release time	t <sub>BUF</sub>	500			ns
Noise suppression time	t <sub>SP</sub>			50	ns
Write time	t <sub>wc</sub>			5	ms

# Fast (400 kHz)

Deventes	O. wash all	Spec.			I I a it
Parameter	Symbol	min	typ	max	Unit
Slave mode SCL clock frequency	f <sub>SCLS</sub>	0		400	kHz
SCL clock low time	t <sub>LOW</sub>	1200			ns
SCL clock high time	t <sub>HIGH</sub>	600			ns
SDA output delay time	t <sub>AA</sub>	100		900	ns
SDA data output hold time	t <sub>DH</sub>	100			ns
Start condition setup time	t <sub>SU.STA</sub>	600			ns
Start condition hold time	t <sub>HD.STA</sub>	600			ns
Data in setup time	t <sub>SU.DAT</sub>	100			ns
Data in hold time	t <sub>HD.DAT</sub>	0			ns
Stop condition setup time	t <sub>SU.STO</sub>	600			ns
SCL SDA rise time	t <sub>R</sub>			300	ns
SCL SDA fall time	t <sub>F</sub>			300	ns
Bus release time	t <sub>BUF</sub>	1200			ns
Noise suppression time	t <sub>SP</sub>			50	ns
Write time	t <sub>WC</sub>			5	ms

# Standard (100 kHz)

Darameter	Symbol			11-3	
Parameter	Symbol	min	typ	max	Unit
Slave mode SCL clock frequency	f <sub>SCLS</sub>	0		100	kHz
SCL clock low time	t <sub>LOW</sub>	4700			ns
SCL clock high time	t <sub>HIGH</sub>	4000			ns
SDA output delay time	t <sub>AA</sub>	100		3500	ns
SDA data output hold time	t <sub>DH</sub>	100			ns
Start condition setup time	t <sub>SU.STA</sub>	4700			ns
Start condition hold time	t <sub>HD.STA</sub>	4000			ns
Data in setup time	t <sub>SU.DAT</sub>	250			ns
Data in hold time	t <sub>HD.DAT</sub>	0			ns
Stop condition setup time	t <sub>SU.STO</sub>	4000			ns
SCL SDA rise time	t <sub>R</sub>			1000	ns
SCL SDA fall time	t <sub>F</sub>			300	ns
Bus release time	t <sub>BUF</sub>	4700			ns
Noise suppression time	t <sub>SP</sub>			50	ns
Write time	t <sub>WC</sub>			5	ms

# **AC** measurement condition


Input pulse level	$0.2 \times V_{CC}$ to $0.8 \times V_{CC}$
Input pulse rise / fall time	20 ns
Output timing reference level	0.5 × V <sub>CC</sub>
Output load	100 pF


# **Package Dimensions**


unit: mm

# WLCSP6, 0.80x1.20

CASE 567HM ISSUE O







#### NOTES:


- NOTES:

  1. DIMENSIONING AND TOLERANCING PER
  ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: MILLIMETERS.
  3. COPLANARITY APPLIES TO SPHERICAL
  CROWNS OF SOLDER BALLS.


	MILLIMETERS				
DIM	MIN	MAX			
Α	0.33				
A1	0.03	0.13			
b	0.15	0.25			
D	0.80	BSC			
E	1.20 BSC				
е	0.40	BSC			


# RECOMMENDED SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# **Pin Assignment**







# **Pin Descriptions**

A1	SCL	Serial clock input
A2	WP	Write protect
A3	VCC	Power supply
B1	SDA	Serial data in/output
B2	GND	Ground
B3	TEST	Slave Device Address 2


# **Block Diagram**



# **Bus timing**



# Write timing



### **Pin Function**

### SCL (Serial clock)

The SCL signal is used to control serial input data timing. The SCL is used to latch input data synchronously at the rising edge and read output data synchronously at the falling edge.

## SDA (Serial input / output data)

The SDA pin is bidirectional for serial data transfer. It is an open-drain structure that needs to be pulled up by resistor.

# **TEST (Slave address)**

TEST pin represents S2. TEST pulled high (1.8 V) results in 7bit device address of 0x54. TEST pulled low results in 7 bit device address of 0x50.

The TEST must be tied to VCC or GND.

# **WP (Write protect)**

When the WP input is high, write protection is enabled. When WP input is either low or floating, write protection is disabled. The read operation is always activated irrespective of the WP pin status.

#### **Functional Description**


The device supports the I<sup>2</sup>C protocol. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device.

## 1) Start Condition

A Start condition needs to start the EEPROM operation, it is to set falling edge of the SDA while the SCL is stable in the high status.


# 2) Stop Condition

A Start condition is identified by rising edge of the SDA signal while the SCL is stable in the high status. The device becomes the standby mode from a Read operation by a Stop condition. In a write sequence, a stop condition is trigger to terminate the write data inputs and it is trigger to start the internal write cycle. After the internally write cycle time which is specified as tWC, the device enters a standby mode.




#### 3) Data Input

During data input, the device latches the SDA on the rising edge of the SCL. For correct the operation, The SDA must be stable during the rising edge of the SCL.



#### 4) Acknowledge Bit (ACK)

The Acknowledge Bit is used to indicate a successful byte data transfer. The receiver sends a zero to acknowledge that it has received each word (Device Code, Slave Address etc) from the transmitter.




## 5) Device addressing

To transmit between the bus master and slave device (EEPROM), the master must send a Start condition to the EEPROM. The device address word of the EEPROM consists of 4-bit Device Code, 3-bit Slave Device address code and 1-bit read/write code. By sending these, it becomes possible to communicate between the bus master and the EEPROM.

The upper 4-bit of the device address word are called the Device Code, the Device Code of the EEPROM uses 1010b fixed code. This device has the 3-bit of the Slave Device address as the Slave address (S0, S1, S2). The value of S0 and S1 fixed S0=0, S1=0 internally. This device can connect up to two devices on the bus controlled by S2 value.

When the Device Code is received on the SDA, the device only responds if Slave address pin tied to VCC or GND is the same as the Slave address signal input. The 8<sup>th</sup> bit is the read/write bit. The bit is set to 1 for Read operation and 0 for Write operation. If a match occurs on the Device Code, the corresponding device gives an acknowledgement on SDA during the 9<sup>th</sup> bit time. If device does not match the Device Code, it deselects itself from the bus, and goes into the Standby mode. Use the Random Read command when you execute reading after the slave device was switched.




S2 is selected by TEST-pin, S1=0(Fix), S0=0(Fix)

#### 6) EEPROM Write Operation


#### 6)-1. Byte Write

The write operation requires a 7-bit device address word with the 8<sup>th</sup> bit = 0 (write). Then the EEPROM sends acknowledgement 0 at the 9<sup>th</sup> clock cycle. After these, the EEPROM receives word address (A15 to A8), and the EEPROM outputs acknowledgement 0. And then, the EEPROM receives word address (A7 to A0), and the EEPROM outputs acknowledgement 0. Then the EEPROM receives 8-bit write data, the EEPROM outputs acknowledgement 0 after receipt of write data. If the EEPROM receives a stop condition, the EEPROM enters an internally timed (tWC) write cycle and terminates receipt of inputs until completion of the write cycle.




#### 6)-2. Page Write

The Page write allows up to 32 bytes to be written in a single write cycle. The page write is the same sequence as the byte write except for inputting the more write data. The page write is initiated by a start condition, device code, device address, memory address(n) and write data(n) with every 9<sup>th</sup> bit acknowledgement. The device enters the page write operation if this device receives more write data(n+1) instead of receiving a stop condition. The page address (A0 to A4) bits are automatically incremented on receiving write data(n+1). The device can continue to receive write data up to 32 bytes. If the page address bits reaches the last address of the page, the page address bits will roll over to the first address of the same page and previous write data will be overwritten. After these, if the device receives a stop condition, the device enters an internally timed (tWC×(n+x)) write cycle and terminates receipt of inputs until completion of the write cycle.



# 6)-3. Acknowledge Polling

The Acknowledge Polling operation is used to show if the EEPROM is in an internally timed write cycle or not. This operation is initiated by the stop condition after inputting write data. This requires the 8-bit device address word with the  $8^{th}$  bit = 0 (write) following the start condition during an internally timed write cycle. If the EEPROM is busy with the internal write cycle, no acknowledge will be returned. If the EEPROM has terminated the internal write cycle, it responds with an acknowledge. The terminated write cycle of the EEPROM can be known by this operation.




## 7) EEPROM Read Operation

#### 7)-1. Current Address Read

The device has an internal address counter. It maintains that last address during the last read or write operation, with incremented by one. The current address read accesses the address kept by the internal address counter. After receiving a start condition and the device address word with the 8<sup>th</sup> bit = 1 (Read), the EEPROM outputs the 8-bit current address data from following acknowledgement 0. If the EEPROM receives acknowledgement 1 and a following stop condition, the EEPROM stops the read operation and is returned to a standby mode. In case the EEPROM has accessed the last address of the last page at previous read operation, the current address will roll over and returns to zero address. In case EEPROM has accessed the last address of the last page at previous write operation, the current address roll over within page addressing and returns to the first address in the same page.


The current address is valid while power is on. After power on, the current address will be reset (all 0).

Note: After the page write operation, the current address is the specified memory address in the last page write, if the write data is more than 32-bytes.




#### 7)-2. Random Read

The random read requires a dummy write to set read address. The EEPROM receives a start condition and the device address word with the 8<sup>th</sup> bit = 0 (write), the memory address. The EEPROM outputs acknowledgement 0 after receiving memory address then enters a current address read with receiving a start condition. The EEPROM outputs the read data of the address which was defined in the dummy write operation. After receiving no acknowledgement and a following stop condition, the EEPROM stops the random read operation and returns to a standby mode.



# 7)-3. Sequential Read

The sequential read operation is initiated by either a current address read or random read. If the EEPROM receives acknowledgement 0 after 8-bit read data, the read address is incremented and the next 8-bit read data outputs. The current address will roll over and returns address zero if it reaches the last address of the last page. The sequential read can be continued after roll over. The sequential read is terminated if the EEPROM receives no acknowledgement and a following stop condition.




### **Application Notes**

#### 1) Software reset function

Software reset (start condition + 9 dummy clock cycles + start condition), shown in the figure below, is executed in order to avoid erroneous operation after power-on and to reset while the command input sequence. During the dummy clock input period, the SDA bus must be opened (set to high by a pull-up resistor). Since it is possible for the ACK output and read data to be output from the EEPROM during the dummy clock period, forcibly entering H will result in an overcurrent flow.

Note that this software reset function does not work during the internal write cycle.



# 2) Pull-up resistor of SDA pin

Due to the demands of the  $I^2C$  bus protocol function, the SDA pin must be connected to a pull-up resistor (with a resistance from several  $k\Omega$  to several tens of  $k\Omega$ ) without fail. The appropriate value must be selected for this resistance ( $R_{PU}$ ) on the basis of the  $V_{IL}$  and  $I_{IL}$  of the microcontroller and other devices controlling this product as well as the  $V_{OL}-I_{OL}$  characteristics of the product. Generally, when the resistance is too high, the operating frequency will be restricted; conversely, when it is too low, the operating current consumption will increase.


# R<sub>PU</sub> maximum value

The maximum resistance must be set in such a way that the bus potential, which is determined by the sum total ( $I_L$ ) of the input leaks of the devices connected to the SDA bus and by  $R_{PU}$ , can completely satisfy the input high level ( $V_{IH}$  min) of the microcontroller and EEPROM. However, a resistance value that satisfies SDA rise time tR and fall time tF must be set.

 $R_{PU}$  maximum value =  $(V_{CC} - V_{IH}) / I_{L}$ 

Example: When  $V_{CC} = 3.0 \text{ V}$  and  $I_L = 2 \mu A$ 

 $R_{PU}$  maximum value =  $(3.0 \text{ V} - 3.0 \text{ V} \times 0.8) / 2 \mu\text{A} = 300 \text{ k}\Omega$ 



#### R<sub>PU</sub> minimum value

A resistance corresponding to the low-level output voltage (Vol max) of EEPROM must be set.

 $R_{PU}$  minimum value =  $(V_{CC} - V_{OL}) / I_{OL}$ 

Example: When  $V_{CC} = 3.0 \text{ V}$ ,  $V_{OL} = 0.4 \text{ V}$  and  $I_{OL} = 1 \text{ mA}$ 

 $R_{PU}$  minimum value = (3.0 V - 0.4) / 1 mA = 2.6 k $\Omega$ 


### Recommended R<sub>PU</sub> setting

 $R_{PU}$  is set to strike a good balance between the operating frequency requirements and power consumption. If it is assumed that the SDA load capacitance is 50 pF and the SDA output data strobe time is 500 ns,  $R_{PU}$  will be about  $R_{PU}$  = 500 ns/50 pF = 10 k $\Omega$ .

#### 3) Precautions when turning on the power

This product contains a power-on reset circuit for preventing the inadvertent writing of data when the power is turned on. The following conditions must be met in order to ensure stable operation of this circuit. No data guarantees are given in the event of an instantaneous power failure during the internal write operation.

symbol	Parameter		Unit		
	Falametei	Min.	Тур.	Max.	Offic
t <sub>RISE</sub>	Power rise time	_	_	100	ms
t <sub>OFF</sub>	Power off time	10	_	_	ms
$V_{bot}$	Power bottom voltage	_	_	0.2	V




#### Notes:

- 1) The SDA pin must be set to high and the SCL pin to low or high.
- 2) Steps must be taken to ensure that the SDA and SCL pins are not placed in a high-impedance state.

# A. If it is not possible to satisfy the instruction 1 in Note above, and SDA is set to low during power rise

After the power has stabilized, the SCL and SDA pins must be controlled as shown below, with both pins set to high.



#### B. If it is not possible to satisfy the instruction 2 in Note above

After the power has stabilized, software reset must be executed.

# C. If it is not possible to satisfy the instructions both 1 and 2 in Note above

After the power has stabilized, the steps in A must be executed, then software reset must be executed.

### 4) Noise filter for the SCL and SDA pins

This product contains a filter circuit for eliminating noise at the SCL and SDA pins. Pulses of 100 ns or less are not recognized because of this function.


# 5) Function to inhibit writing when supply voltage is low

This product contains a supply voltage monitoring circuit that inhibits inadvertent writing below the guaranteed operating supply voltage range. The data is protected by ensuring that write operations are not started at voltages (typ.) of 1.3 V and below.

# 6) Notes on write protect operation

This product prohibits all memory array writing when the WP pin is high. To ensure full write protection, the WP is set high for all periods from the start condition to the stop condition, and the conditions below must be satisfied.

symbol	Parameter		Unit		
Symbol	Falametei	Min.	Тур.	Max.	Onit
t <sub>SU.WP</sub>	WP Setup time	600	-	_	ns
t <sub>HD.WP</sub>	WP Hold time	600	_	_	ns



# 7) Slave address setting

This product does not have slave address pin of S0 and S1, but the information for the slave addresses, S0 and S1, are held internally. The slave addresses of this product are set to S0 = 0, and S1 = 0 when it is shipped. During device addressing, execute this slave address code after the device code.

#### MARKING INFORMATION

LE2432DXA WLP6(1.20x0.80)

32D Lot

Part ID: 32D

Lot Number: 3digits

#### ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LE2432DXATBG	WLCSP6, 0.80x1.20 (Pb-Free / Halogen Free)	5000 / Tape & Reel

<sup>†</sup> For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://www.onsemi.com/pub\_link/Collateral/BRD8011-D.PDF

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer

<sup>\*</sup> I<sup>2</sup>C Bus is a trademark of Philips Corporation.